CMOS CURRENT-MODE INTEGRATOR AND DIFFERENTIATOR FOR LOW VOLTAGE AND LOW POWER APPLICATIONS

Fathi A. Farag

Electronics and Communications Department, Faculty of Eng., Zagazig University, Zagazig, Egypt.

E-Mail address: ffarag@zu.edu.eg

Received 21 August 2013; accepted 20 November 2013

ABSTRACT

A new approach for CMOS Current-Mode Integrator (CMI) and Differentiator (CMD) realization are presented in this work. The proposed circuits are employed the inverter-based second-generation current conveyor (CCII). The CCII circuit achieves minimum number of stack transistors between the rail supply and class AB operation ability. Therefore, the proposed circuits are considered as low voltage and low power (LVLP) analog circuit. Moreover, the programmability of the proposed CMI and CMD can be realized using transconductance gain of the CMOS inverter. The CMOS inverter is characterized using a set of free hand equations, which are modeled the CMOS inverter as analog device. The high input impedance of the CMOS inverter simplifies design of the op-amp since it is loaded only by capacitor. Second order filter is realized using the proposed CMI and CMD. The designed filter achieved independently center frequency ($\omega_0$) and quality factor (Q) tuning. The proposed circuits are designed and simulated using the MOST parameters of IBM 0.13µ CMOS technology.

Keywords: CMOS analog circuit design, Current mode integrator (CMI), Current mode signal processing, current conveyor (CCII), current mode differentiator (CMD), low voltage low power (LVLP), and Biquad filter.

1. Introduction

Recently, the research in analog integrated circuits has been become in the direction of low voltage (LV) and low power (LP) design due to market requirements and the technologies constrain. The environment of portable systems is most requirements in side of market. Also, the dramatically growth of submicron technology has been forced the researchers to work at low voltage supply. These LV circuits have to show a reduction of power consumption to maintain a longer battery lifetime. In this area, the obstacles of the voltage-mode signal processing techniques such as the gain-bandwidth product limitation, dynamic range,…etc, are going to be overcome by the current-mode approaches [1, 2, 3].

The current mode circuits are used as low voltage due to, the current signal is compressed as voltage mode using active devices. The current-conveyor [4, 5] has been considered as basic circuit block of the current-mode architectures, because all the active devices (amplifier, integrator, differentiator,…etc) can be made of a suitable connection of one or two CCII. Moreover, for the CCII becomes attractive in portable systems, then LV and LP ability have to achieve. In low voltage current mode technique such the switched-MOSFET [6, 7], the memory MOST is worked in triode region which, represent as resistive load to the amplifier. Therefore, the amplifier must be able to drive the required load current, which is making the opamp as source of power consumption.

Finally, the current-mode integrator is an important circuit block, which is widely used in analog signal processing applications, such as, filter design, waveform shaping,
process controller design, calibration circuits, etc. Recently, there is a strong direction for a resistance less and capacitor less circuit design such in [8, 9]. Therefore, the analog circuit has been focused on the active only analog circuit implementation. The OTA structure has been used as active only circuit realization [8]. This technique is not suitable for low voltage and low power circuit design since it has been constructed using three transconductance sections and operation amplifier as shown in Fig. 1. Also, this approach has employed the compensation capacitor of the op-amp (A<sub>i</sub>) as integrator capacitor.

In this paper, the current-mode integrator (CMI) and differentiator (CMD) circuits are presented. This article is organized as following: For concept revision, the CMOS inverter based Current Mirror (CM) and Current conveyor circuit, are mentioned in section I. The basic element of this work (CMOS inverter) is analyzed and set of design equations are developed in section II. The new topologies of current-mode integrator and differentiator are proposed and analyzed in section III. The simulation and verification of the designed circuits are illustrated in paragraph IV. The current mode second order filter and its programmability are in section V. Finally, conclusion is presented in section VI.

2. CMOS Inverter Based Current Mirror

Recently, the CMOS inverter has been employed as LVLP analog transconductance block [10, 11]. In the conventional Current Mirror (CM) shown in Fig. 2(a), transistor (M<sub>2</sub>) must work in saturation to obtain the mirroring function. The class AB current mirror [12,13] is realized as two complementary MOS current mirrors as shown in Fig. 2(b). The proposed cell has low-power dissipation characteristic and it provides up and down mirrored current. In the circuit shown in Fig. 2(b), the input and output voltages (V<sub>in</sub> & V<sub>o</sub>) may be selected as DC level and it must be chosen to preserve the symmetric characteristic in terms of the input current. As shown in Fig. 2(b), the output current equals input current as long as the two CMOS inverters are matched and V<sub>x</sub> is equal to V<sub>y</sub>. Therefore, the cell in Fig.2(c) is more accurate with respect to that in Fig.2(b).
Moreover, a low voltage and low power CCII inverter based has been published [12,13]. The basic cell is illustrated in Fig. 3. The input current is translated as voltage (compressed signal) in the internal output of the first stage ($V_{DS}$ of $M_4$). The transfer function is square root relation (in saturation). In Fig. 3, the input current into low input impedance terminal "x" will be conveyor to z-terminal if and only if, $M_6$ and $M_8$, also, $M_7$ and $M_9$ are...
Fathi A. Farag, CMOS current-mode integrator and differentiator for low voltage and low power applications, pp. 149 - 164

Journal of Engineering Sciences, Assiut University, Faculty of Engineering, Vol. 42, No. 1, January, 2014, E-mail address: jes@aun.edu.eg

identically. There is no load to the amplifier except the parasitic capacitors \( (C_{gs_{in}}+C_{gs_{p}}) \), which means low power consumption at very high frequency applications. This CCII approach has been achieved high accuracy current conveyor ratio \( (i_z/i_x) \) since the current error is function of open loop gain of the Op-Amp [14]. The output impedance causes a current error which has been cancelled with the operating condition \( (V_x=V_y=V_z=V_m) \). Where, \( V_m \) is DC level voltage. Fig.3(b) shows the simplicity of getting out a copies of \( I_x \) (\( I_{z_1}, I_{z_2}, \ldots, I_{z_n} \)). \( K_1, K_2, \ldots, \) and \( K_n \) are current gains at ports \( z_1, z_2, \ldots, z_n \), respectively. The\( K_n \) is number of CMOS inverters connected in parallel. All output ports are virtually equal \( V_z \).

![The CCII circuit schematic](image1)

![The CCII symbol and Ch/s.](image2)

Fig. 3. The basic CCII cell proposed in [12, 13].

3. CMOS Inverter Analysis

The conventional CMOS inverter shown in Fig. 4(a) works as analog block since it works at \( V_m \) and \( I_o \) operating point. \( V_m \) is input voltage, which achieved output voltage equal \( V_m \), and \( I_o \) is draining current of \( M_n \) and \( M_p \) (\( I_{dsn} = I_{dop} \)). The CMOS inverter is considered as transconductance circuit especially at output voltage equal \( V_m \). The rail-to-rail output ability and class AB operation are originally characteristic of the CMOS inverter as depicted in Fig. 4(b). This section proposes a methodology for trade off between the sizes of both \( M_n \) and \( M_p \) transistors to the DC operating point \( (V_m, I_o) \). The proposed design approach is based on the ACM model [15], which is dedicated for analog circuit design. In Fig. 4, assume all transistors in saturation, the quiescent point \( (V_m, I_o) \) can be calculated as :

\[
\begin{bmatrix}
I_{z_1} \\
\vdots \\
I_{z_n} \\
V_x \\
I_{y}
\end{bmatrix} =
\begin{bmatrix}
0 & K_1 & 0 \\
\vdots & \vdots & \vdots \\
0 & K_n & 0 \\
1 & 0 & 0 \\
0 & 0 & 1
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_x \\
V_z
\end{bmatrix}
\]
\[ V_m = \frac{V_{DD} + V_{tp} + V_{tn} - \sqrt{\frac{i_{fp0}}{i_{fno}}}}{1 + \sqrt{\frac{i_{fp0}}{i_{fno}}}} \]

And

\[ I_o = \frac{\mu_n e C_{ox} \cdot (W/L)^n}{2 \cdot n \cdot n} \left( \frac{V_{DD} - V_{tp} + V_{tn} - \sqrt{\frac{i_{fp0}}{i_{fno}}}}{1 + \sqrt{\frac{i_{fp0}}{i_{fno}}}} - V_{tn} \right)^2 \]

Where, \( I_o = I_{dsn} = I_{dsp} (I_{out} = 0) \), and \( V_o = V_m \). \( i_{fpo} \) and \( i_{fno} \) are the inversion levels of \( M_n \) and \( M_p \), respectively. \( V_{tn} \) and \( V_{tp} \) are the threshold voltage of \( M_n \) and \( M_p \), respectively. Generally, \( i_f \) is the normalized drain current or inversion level [15,16], which is defined as;

\[ i_f = \frac{I_D}{I_S} \]

and

\[ I_S = \mu n C_{ox} \frac{\phi_t^2}{2} \frac{W}{L} \]

Where, \( I_S \), the normalization current, mobility \( \mu \), oxide capacitance per unit area \( C_{ox}^' \) and the thermal voltage \( \phi_t \), \( n \), the slope factor, is slightly greater than one.

(a). CMOS inverter and its symbol.
Moreover, the bandwidth of the transconductance cell is limited by the all attached parasitic capacitors to the output node ($C_L \simeq C_{gdn} + C_{gdp}$). The low frequency gain ($A_V$), the unity gain bandwidth (GB) expression, and the output impedance ($r_o$) can be approximated as:

$$A_V = (g_{mn} + g_{mp})r_o$$  \hspace{1cm} (5)

$$GB = \frac{g_{mn} + g_{mp}}{C_L}$$

Where, $g_{mn(p)}$ is transconductance of $M_n(p)$, respectively, which can be calculates as;

$$\frac{g_{mn(p)}}{I_o} = \frac{(2/\phi_n)}{1 + \sqrt{1 + i_{fn(p)}}}$$  \hspace{1cm} (6)

And $r_o = (r_{dsn}/r_{dsp})$. Eq.'s 1 to 6; are used for pre-design of the CMOS inverter. The design methodology steps can be summarized as:

1. The operating voltage ($V_m$) biased voltage) is selected to avoid the conduction gap problem [17] due to MOST threshold voltage at low supply voltage.
2. The ratio between $i_{fp}/i_{fn}$ can be defined, Eq. 1.
3. From power consumption ($I_o$), the $M_n$ transistor size ($W/L)_n$ has been defined, Eq. 2.
4. The frequency response (GB) of the designed CMOS inverter can be tested.

Just to verify this analysis, the comparison between the analysis and simulator result are shown in Fig. 5. The variation between the operating point ($V_m, I_o$) viruses the MOS transistors (n and p channel) size ratio $\{K_r = (\mu W/L)_n/(\mu W/L)_p\}$ indicates that the curves are very closing.

---

_Fig. 4._ Conventional CMOS inverter.
Fig. 5. The operating point voltage ($V_m$) versus the $K_r\{i_{fpo}/i_{fno}\}$.

4. Proposed CCII Integrator and Differentiator

In this section, new topologies of the CMOS current-mode integrator (CMI) and differentiator (CMD) are proposed. In this circuit, the current convoys to output terminal with integrated/differentiated relation. The proposed circuits are based on the second generation current conveyor circuit (CCII) published in [12,13]. First, the proposed current-mode integrator is shown in Fig.6. In this circuit, the input signal is processed as:

1. The input current ($I_x$) is integrated into the feedback capacitor, which generates an output voltage ($V_{DS}$ of M7), lagging by 90° phase shift with respect to the input current.
2. The generated voltage is used to obtain the output current using the CMOS inverter (M8 and M9) as transconductance "OTA" cell.
3. All terminal voltages ($V_x$, $V_y$, and $V_z$) are constant and equal DC value (biasing voltage $V_y = V_m$).

The biased voltage is generated using the diode connection configuration of the CMOS inverter (input shorted to output terminal at no drawn output current).
Fig. 6. The proposed second-generation current conveyor integrator (CMI).

Ideally, the characteristic of current-mode integrator shown in Fig. 6, can be summarized in the following equation.

\[
\begin{bmatrix}
I_z \\
V_x \\
I_y
\end{bmatrix} =
\begin{bmatrix}
0 & -\frac{g_m}{S.C} & 0 \\
100 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_x \\
V_z
\end{bmatrix}
\]

(7)

Eq. 7, provides highly wide band frequency integrated range. In practical, the dominant pole eliminates the low frequency applications of a real integrator as shown in Eq. 8. In ultra low frequency applications such biomedical [18], very large capacitor is employed for pole location very closely to zero frequency. Therefore, passive large capacitor "out of chip" must be used, or active large capacitor has been employed [19]. For this reason, the small signal analysis of the proposed CMI is done. The real current transfer function \(i_z/i_x\) is approximated as:

\[
\frac{i_z}{i_x} \approx \frac{-g_m A_v r_o}{1 + A_v r_o C_s}
\]

(8)

Where \(A_v\) is op-amp open loop gain, \(r_o\) is output resistance of CMOS inverter, and \(g_m\) is transconductance of the CMOS inverter. Equation 8, is consider ideal integrator (Eq. 7)
when, either large miller capacitor, or high output impedance, or very high gain amplifier is used. For this reason, the op-amp is designed as two stages amplifier to achieve high gain.

Moreover, the Current-Mode Differentiator (CMD) is realized using the same strategy as shown in Fig. 7. The proposed CCII differentiator is characterized as:

\[
\begin{bmatrix}
I_x \\
V_x \\
I_y \\
V_y \\
V_z
\end{bmatrix} =
\begin{bmatrix}
0 & -\frac{5}{g_m} & 0 \\
100 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_x \\
V_z
\end{bmatrix}
\]  \hspace{1cm} (9)

In this circuit topology; the current error is minimized at the terminal voltages are equal to \(V_m (V_x=V_y=V_z)\).

![Fig.7. The proposed CMD and its symbol.](image)

5. Verification and Simulation

The proposed CCII integrator and differentiator are designed to fabricate in IBM 0.13µm CMOS technology from MOSIS. A two stages opertional amplifier shown in Fig. 6, has been designed for 80dB open loop gain, 100MHz unity gain bandwidth, and 56°phase shift. The strategy in [20] is employed for circuit design. The design results are in table I. Also, the CMOS transconductance has been designed using the results in section II. The CMOS inverter is designed with high output impedance \(r_o\) to satisfy an approximately ideal current source. So, both of N- and P- MOST length \(L\) should be high enough. The CMOS inverter parameters and transistors size are shown in table II. The CCII integrator and differentiator are realized using 2pF feedback capacitor.

Table 1.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>(W(\mu))</th>
<th>(L(\mu))</th>
</tr>
</thead>
<tbody>
<tr>
<td>(M_1, M_2)</td>
<td>100</td>
<td>1</td>
</tr>
<tr>
<td>(M_3, M_4)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>(M_5, M_6)</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>(M_6)</td>
<td>150</td>
<td>1</td>
</tr>
<tr>
<td>(M_7)</td>
<td>450</td>
<td>1</td>
</tr>
<tr>
<td>(C_L)</td>
<td>4pF</td>
<td></td>
</tr>
<tr>
<td>(C_C)</td>
<td>1pF</td>
<td></td>
</tr>
<tr>
<td>(I_{ref})</td>
<td>95µA</td>
<td></td>
</tr>
</tbody>
</table>
Fig. 8, depicts the time response of the proposed current mode integrator which shows the good integration relation between the input and the convoyed current.

![Time response of the proposed current mode integrator](image)

**Fig. 8.** Input to output current relation of the proposed CMI.

We emphasis that, in this CCII circuits topology, $v_x, v_y$ and $v_z$ must be constant and equal to $V_m$ for good results. In addition, the frequency responses of the proposed (integrator/differentiator) circuits are tested as shown in Fig. 9. The simulation illustrates the proposed CMI and CMD frequency range is very wide ($1\text{Hz} - 6 \times 10^6 \text{Hz}$) with $\pm 5^\circ$ maximum phase error.

![Frequency response of the proposed CCII integrator and differentiator](image)

**Fig. 9.** Frequency response of the proposed CCII integrator and differentiator.

---

**Table 2.**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W_{n/p}(\mu)$</td>
<td>2/4</td>
</tr>
<tr>
<td>$L_{n/p} (\mu)$</td>
<td>5/5</td>
</tr>
<tr>
<td>$V_m (mV)$</td>
<td>655</td>
</tr>
<tr>
<td>$I_o (\mu A)$</td>
<td>24</td>
</tr>
<tr>
<td>$g_m (\mu S)$</td>
<td>147</td>
</tr>
<tr>
<td>$r_o (M\Omega)$</td>
<td>4.65</td>
</tr>
</tbody>
</table>
6. Current-Mode Second Order Filter

Fig. 10 shows the block diagram of the tunable current-mode filter based on the proposed CCII integrator, differentiator and the CMOS inverter-based current conveyor circuit (CCII) [12,14]. Low pass, band pass and high pass output currents $I_{LP}$, $I_{BP}$, and $I_{HP}$, respectively, are related to the input current as follow:

\[
\frac{I_{LP}}{I_{in}} = K_B \frac{K_A \cdot \alpha_1 \cdot \alpha_2}{S^2 + K_C \cdot K_A \cdot \alpha_2 \cdot S + K_A \cdot K_B \cdot \alpha_1 \cdot \alpha_2} \tag{10}
\]

\[
\frac{I_{BP}}{I_{in}} = K_C \frac{K_A \cdot \alpha_1 S}{S^2 + K_C \cdot K_A \cdot \alpha_2 \cdot S + K_A \cdot K_B \cdot \alpha_1 \cdot \alpha_2} \tag{11}
\]

\[
\frac{I_{HP}}{I_{in}} = \frac{S^2}{S^2 + K_C \cdot K_A \cdot \alpha_2 \cdot S + K_A \cdot K_B \cdot \alpha_1 \cdot \alpha_2} \tag{12}
\]

Where: $\alpha_{1(2)} = \frac{b_{m1(2)}}{c_{1(2)}}$ and $K_i$ is a current gain factor which $i = A, B$, and $C$. The center frequency ($\omega_o$) and quality factor ($Q$) of the second order section, are defined as:

\[
\omega_o = \sqrt{K_A \cdot K_B \cdot \alpha_1 \cdot \alpha_2} \quad \text{and} \quad Q = \frac{1}{K_C \cdot \frac{K_A \cdot \alpha_2}{K_B \cdot \alpha_1}}. \tag{13}
\]

Then, if $\alpha_{1(2)}$ are equal $\alpha$ (normalized center frequency) and $K_{A(B)} = K$, the tunable frequency $\omega_o$ will controlled by $K$ or $\alpha$, and the quality factor $Q$ will defined using $1/K_C$, independently of $\omega_o$.

Fig. 10 Current mode second order universal filter.

As shown in Fig. 10, each CCII block ($K_{A,B,C}$) has three outputs. The current gain blocks ($K_A$, $K_B$, and $K_C$), are implemented using the current conveyor cell [14] to generate inverting and non-inverting current signals as shown in Fig. 11. The current gain value is the number of CMOS-inverters connected in parallel. Then, $I_{in}$ ($I_x$), will be mirrored to $I_{Z1}$, $I_{Z2}$ and $I_{Z3}$ with gain $K_1$, $K_2$, and $K_3$, respectively. For systematic mismatching effect overcome, we emphasis of the all terminal potential are AC ground. Actually, the current gain is number output inverter with respect to the feedback inverter number. Therefore, the programmability of the proposed filter can be achieved using the current gain $K_i$ with different values less or more than one with different sign. The CCII ($K_A$ for example) is characterized as:

\[
\]
The second order filter shown in Fig. 10, is realized for different cut off frequencies and quality factors. The setting coefficients \(K_{ij}\) (i=A,B,C and j=1,2,3) and corresponding frequency parameters are in table III, which show the programmability of the corner frequency, note that, \(K_{C2}\) is constant (Q is constant). In this CCII block, single stage op-amp is used to save power, as shown in Fig. 11(b).

\[
\begin{bmatrix}
I_{x1} \\
I_{x2} \\
I_{x3} \\
V_x \\
V_z \\
I_y
\end{bmatrix} =
\begin{bmatrix}
0-K_1 & 0 & K_3 \\
0 & -K_2 & 0 \\
0 & 0 & +K_3 \\
10 & 10 & 0
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_x
\end{bmatrix}
\]  

(14)

The normalized center frequency \(\frac{g_m}{2\pi C}\) is \(\alpha/2\pi (11.7\text{MHz})\). The simulation results (LP, BP, and HP) are shown in Fig. 12. Moreover, the programmability of quality factor, with independently of corner frequency, is investigated as shown in table IV. The simulation results are shown in Fig. 13.

(a). The circuit schematic and symbol.

(b). Op-amp schematic.

Fig. 11. The CCII current conveyer [14].

The normalized center frequency \(\frac{g_m}{2\pi C}\) is \(\alpha/2\pi (11.7\text{MHz})\). The simulation results (LP, BP, and HP) are shown in Fig. 12. Moreover, the programmability of quality factor, with independently of corner frequency, is investigated as shown in table IV. The simulation results are shown in Fig. 13.
(a). LP filter.

(b). HP filter.

(c). BP filter.

Fig.12. The frequency response of universal filter "cut off frequency programming".

7. Conclusions

In this paper, new topology of current-mode integrator and differentiator circuits have been presented. The proposed circuits are very suitable for LVLP applications. In this topology, the circuits have been used only two analog cells (amplifier, and CMOS...
inverter). Therefore, the current mode integrator/differentiator can be implemented all active devices using the FPAA approach. The proposed circuits have been designed and simulated using IBM 0.13μ CMOS technology transistor parameters. Biquad filter block "current mode universal filter" has been realized and implemented using the proposed blocks. The programmability of the filter has been tested. The designed circuit (filter) is dissipated 10mW power consumption from 1.5V supply. The simulation results illustrated good agreement to theoretical. The results show that the proposed circuits provide high performance with 4% error maximum in corner frequency.

8. Acknowledgment

The author would like to thank the MOSIS Company and IBM foundry for providing him with the model’s parameters used in this work.

Table 3.
Simulation parameters.

<table>
<thead>
<tr>
<th></th>
<th>F-I</th>
<th>K₁</th>
<th>K₂</th>
<th>K₃</th>
<th>F-II</th>
<th>K₁</th>
<th>K₂</th>
<th>K₃</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1/49</td>
<td>NC</td>
<td>1/49</td>
<td>-1</td>
<td>A</td>
<td>1/25</td>
<td>NC</td>
<td>-1</td>
</tr>
<tr>
<td>B</td>
<td>1/49</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
<td>B</td>
<td>1/25</td>
<td>NC</td>
<td>1</td>
</tr>
<tr>
<td>C</td>
<td>NC</td>
<td>1/49</td>
<td>1</td>
<td>NC</td>
<td>C</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>F-III</th>
<th>K₁</th>
<th>K₂</th>
<th>K₃</th>
<th>F-IV</th>
<th>K₁</th>
<th>K₂</th>
<th>K₃</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1/9</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
<td>A</td>
<td>1/4</td>
<td>NC</td>
<td>-1</td>
</tr>
<tr>
<td>B</td>
<td>1/9</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
<td>B</td>
<td>1/4</td>
<td>NC</td>
<td>1</td>
</tr>
<tr>
<td>C</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
<td>1</td>
<td>C</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
</tr>
</tbody>
</table>

NC “ Not Connection.

Simulation results (Q=1.0).

- \( f_o = \frac{\omega_o}{2\pi} \)
- Simulated \( "f_o" \)
- Calculated \( "f_oC" \)
- \( \Delta \left\{ \frac{(f_o-f_oC)}{f_oC} \right\} \)

<table>
<thead>
<tr>
<th></th>
<th>F-I</th>
<th></th>
<th>F-II</th>
<th></th>
<th>F-III</th>
<th></th>
<th>F-IV</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>239KHZ</td>
<td></td>
<td>238.8KHz</td>
<td></td>
<td>470KHz</td>
<td></td>
<td>468KHz</td>
<td></td>
</tr>
<tr>
<td>F-I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F-II</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F-III</td>
<td>1.32MHz</td>
<td></td>
<td>1.3 MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F-IV</td>
<td>3.07MHz</td>
<td></td>
<td>2.925MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NC “ Not Connection.

Table 4.
Simulation parameters for different Q-factors

<table>
<thead>
<tr>
<th></th>
<th>F-I</th>
<th>K₁</th>
<th>K₂</th>
<th>K₃</th>
<th>Q₁</th>
<th>F-II</th>
<th>K₁</th>
<th>K₂</th>
<th>K₃</th>
<th>Q₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1/25</td>
<td>NC</td>
<td>1/25</td>
<td>-1</td>
<td>1/3</td>
<td>A</td>
<td>1/25</td>
<td>NC</td>
<td>-1</td>
<td>1</td>
</tr>
<tr>
<td>B</td>
<td>1/25</td>
<td>3</td>
<td>NC</td>
<td>-1</td>
<td>NC</td>
<td>B</td>
<td>1/25</td>
<td>NC</td>
<td>-1</td>
<td>NC</td>
</tr>
<tr>
<td>C</td>
<td>NC</td>
<td>1/3</td>
<td>NC</td>
<td>1</td>
<td>NC</td>
<td>C</td>
<td>NC</td>
<td>1/5</td>
<td>NC</td>
<td>5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>F-III</th>
<th></th>
<th>F-IV</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Q₁₁</td>
<td></td>
<td>Q₁₁</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>1/25</td>
<td></td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>1/25</td>
<td></td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>NC</td>
<td></td>
<td>NC</td>
<td></td>
</tr>
</tbody>
</table>

NC “ Not Connection".

---

*Journal of Engineering Sciences, Assiut University, Faculty of Engineering, Vol. 42, No. 1, January, 2014, E-mail address: jes@aun.edu.eg*
Fig. 13. The frequency response of universal filter at different Q-factor.

9. References


Fathi A. Farag, CMOS current-mode integrator and differentiator for low voltage and low power applications, pp. 149 - 164

Journal of Engineering Sciences, Assiut University, Faculty of Engineering, Vol. 42, No. 1, January, 2014, E-mail address: jes@aun.edu.eg


