



8 Gbits/s inductorless transimpedance amplifier in 90 nm CMOS technology

Mohamed Atef, Francisco Aznar, Stefan Schidl, Andreas Polzer, Wolfgang Gaberl, Horst Zimmermann

Abstract:

This work presents the design and the measured performance of a 8 Gb/s transimpedance amplifier (TIA) fabricated in a 90 nm CMOS technology. The introduced TIA uses an inverter input stage followed by two common-source stages with a 1.5 k Ω feedback resistor. The TIA is followed by a single-ended to differential converter stage, a differential amplifier and a 50 Ω differential output driver to provide an interface to the measurement setup. The optical receiver shows a measured optical sensitivity of -18.3 dBm for a bit error rate = 10⁻⁹. A gain control circuitry is integrated with the TIA to increase its input photo-current dynamic range (DR) to 32 dB. The TIA has an input photo-current range from 12 to 500 μ A without overloading. The stability is guaranteed over the whole DR. The optical receiver achieves a transimpedance gain of 72 dB Ω and 6 GHz bandwidth with 0.3 pF total input capacitance for the photodiode and input PAD. The TIA occupies 0.0036 mm² whereas the complete optical receiver occupies a chip area of 0.46 mm². The power consumption of the TIA is only 12 mW from a 1.2 V single supply voltage. The complete chip dissipates 60 mW where a 1.6 V supply is used for the output stages.

Keywords:

Optical receiver Transimpedance amplifier OEICs

Published In:

Analog Integrated Circuits and Signal Processing , Vol. 79-No.1 , PP.27-36